The NASA Lewis Research Center in Cleveland, Ohio, has developed the electronics for a free-space, direct-detection laser communications system demonstration. Under the High°S peed Laser Integrated Terminal Electronics (Hi-LITE) Project, NASA Lewis has built a prototype full-duplex, dual-channel electronics transmitter and receiver operating at 325 megabits per second (Mbps) per channel and using quaternary pulse-position modulation (QPPM). This paper describes the integration and testing of the transmitter portion for future application in free-space, direct-detection laser communications. A companion paper | reviews the receiver portion of the prototype electronics. Minor modifications to the transmitter were made since the initial report on the entire system, 2 and this paper addresses them. The digital electronics are implemented in gallium arsenide integrated circuits mounted on prototype boards. The fabrication and implementation issues related to these high-speed devices are discussed. The transmitter's test results are documented, and its functionality is verified by exercising all modes of operation. Various testing issues pertaining to high-speed circuits are addressed. A description of the transmitter electronics packaging concludes the paper.
components
with SMA connectors on 20 individual circuit boards housed in three chassis. The PCE transmitter chassis contains five boards. The demonstration communications electronics (DCE), currently under development, will collapse the 10 boards of digital electronics into a single applicationspecific integrated circuit (ASIC). The PCE transmitter has been fully integrated and tested.
The functionality of the transmitter is briefly summarized here, and its recent modifications are described in detail. The uniqueness of the board fabrication process, issues related to integration of various boards, testing and debugging concepts, packaging, and thermal stability concerns for high-speed circuits are described for the transmitter electronics in the sections that follow.
Section II briefly outlines the operation of the PCE transmitter, noting modifications since the previous report. 2 Transmitter board fabrication and simulation issues are discussed in Section III. Section IV includes testing and debugging concepts of the PCE transmitter and documents appropriate results. Packaging and thermal stability practices for high-speed circuits are given in Section V. Finally, the Appendix presents computer-aided design (CAD) schematics and interface control documents and includes a glossary.
II. PCE Transmitter Operation
Source Data Multiplexer/Channel Data Demultiplexer Figure 1 shows the functional elements of the lation, and testing is repeated until the designer is satisfied that the hardware will be viable.
The resulting layout is transferred to a specific fabrication document (see Appendix) to aid in assembly. The fabrication of these prototype transmitter boards requires special attention to signal terminations and decoupling power planes. A microscope workstation is used because dimensions as small as several thousandths of an inch are common in surface-mount resistors, capacitors, and dc wiring (Fig. 2) . A base socket with gold foils that makes contact with the integrated-circuit (IC)
footprints on the board is installed at each chip site. The GaAs IC with a predefined orientation is inserted into the base socket and secured with a heat sink. SMA connectors for interboard and chassis front panel signal routing and a power connector are mounted on each board.
IV. Integration and Testing
The transmitter was integrated and tested in three phases.
During Phase I the source data multiplexer alone was tested, and the results were documented. In Phase II the channel data demultiplexer and the bit interleaver were added and tested for validity. Last, in Phase III, QPPM encoders and QPPM output translators were integrated, and their performance was verified. directly through the source data multiplexer to the channel data demultiplexer.
There, alternate bits of each channel were split, forming four channels at 162.5 Mbps each. In the single 650-Mbps source mode alternate bits of the PRBS were first split into two 325-Mbps channels prior to passing to the channel data demultiplexer as before. As with any high-speed electronics system minor length adjustments for the microcoaxial interconnects were necessary to optimize timing. Moreover, in order to observe GaAs level signals on the oscilloscope, a signal termination of 50 f_ to ground was required. In order to achieve this, a signal termination board was built and included in the transmit chassis.
Phase II
In Phase II the four 162.5-Mbps signals from the channel data demultiplexer (using both modes described in Phase I) were fed to the bit interleaver and tested under two additional modes, straight or interleaved, using different PRBS patterns.
Direct routing is depicted in Fig. 3 , which shows each 162.5-Mbps 2-bit pair passing directly to the QPPM encoders. Figure  5 shows the interleaving option. The bit-by-bit interleaving of both channels was accomplished by exchanging the least significant bits only (i.e., bit 2 of Channel A was exchanged with bit 2 of Channel B I. ing straps for the operator and properly grounded electrostaticinsensitive surfaces are recommended. Because GaAs IC' s are also very sensitive to certain power levels and the order in which they are applied, it is advisable to check them before powering up a board. In order to observe high-speed signals, a Tektronix P6156 probe (3.5-GHz bandwidth) was used, although not without some difficulty because of the high density of components and cables and the very small dimensions. A much better method for observing signals is to predetermine test points and bring them out in the design.
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V. Packaging and Front Panel Layout
For ease of debugging the prototype electronics of the Hi-LITE project, the boards are all mounted on slides, allowing probe access. The prototype boards, as shown in Fig. 7, are 4 in. wide and 5 in. high. One edge has a power connector, and the other three have SMA connectors for input/output and test signals. Because the cooling fans are installed on the back panel, the circuit boards are oriented perpendicular to it for free airflow. The front panel is depicted in Fig. 8 , and the chassis layout is shown in Fig. 9 The NASA Lewis Research Center in Cleveland, Ohio, has developed the electronics for a free-space, direct-detection laser communications system demonstration. Under the High-Speed Laser Integrated Terminal Electronics (Hi-LITE) Project, NASA Lewis has built a prototype full-duplex, dual-channel electronics transmitter and receiver operating at 325 megabits per second (Mbps) per channel and using quaternary pulse-position modulation (QPPM). This paper describes the integration and testing of the transmitter portion for future application in free-space, direct-detection laser communications.
A companion pape r! reviews the receiver portion of the prototype electronics. Minor modifications to the transmitter were made since the initial report on the entire system,'-and this paper addresses them. The digital electronics are implemented in gallium arsenide integrated circuits mounted on prototype boards. The fabrication and implementation issues related to these high-speed devices are discussed. The transmitter's test results are documented, and its functionality is verified by exercising all modes of operation. Various testing issues pertaining to high-speed circuits are addressed. A description of the transmitter electronics packaging concludes the paper.
